In the Claims

1

2

4 5

11

12

14

15

16

17

18

19

1

2

This listing of claims will replace all prior versions and listings of claims in the application:

1. (Previously Amended) A method of in circuit emulation of an integrated circuit including a digital data processor capable of executing program instructions, comprising the steps of:

detecting a first debug event during normal program execution; upon detection of the first debug event suspending normal program execution while permitting at least one type interrupt service routine executed in response to a corresponding interrupt;

8 incrementing a debug frame counter upon each of the at least 9 one type interrupt received while suspending normal program 10 execution;

decrementing the debug frame counter upon each return from interrupt received while suspending normal program execution;

detecting at least one second debug event during an interrupt service routine executing while suspending normal program execution;

upon detection of the second debug event suspending program execution of the interrupt service routine while permitting execution of other interrupt service routines in response to corresponding interrupts; and

storing the count of said debug frame counter upon each second debug event.

- 2. (Original) The method of claim 1, wherein said integrated circuit includes a plurality of debug event detectors, and wherein:
- 3 said step of detecting a first debug event occurs at a first 4 one of the plurality of debug event detectors;
- said step of detecting a second debug event occurs at a second one of the plurality of debug event detectors; and

said step of storing the count of said debug frame counter cours at said second one of the plurality of debug event detectors.

- 3. (Original) The method of claim 2, further comprising:
 determining an order of interrupts triggering second debug
 events by reading said stored count of said debug frame counter
 from each of said debug event detectors.
- 4. (Currently Amended) The method of claim 2, wherein said integrated circuit includes a plurality of emulation peripherals, each emulation peripheral including a plurality of debug event detectors and further comprising:

5

limiting each of said debug event detectors emulation peripherals to triggering a single debug event before being cleared.

- 5. (Previously Added) The method of claim 4, wherein:
 2 said limiting step includes
 3 upon detecting a debug event at each debug event detector
 4 checking the stored count of the debug frame counter, and
 5 prohibiting triggering a debug event if the stored count
 6 of the debug frame counter is nonzero.
- 1 6. (Previously Added) The method of claim 1, further 2 comprising:
- resetting the debug frame counter upon return to normal program execution.
- 7. (Previously Added) The method of claim 1, further comprising:

12

resetting the debug frame counter upon an abort interrupt corresponding to an unrecoverable error during an interrupt service routine.